ZANOTTI, TOMMASO

ZANOTTI, TOMMASO  

Dipartimento di Ingegneria "Enzo Ferrari"  

Mostra records
Risultati 1 - 20 di 41 (tempo di esecuzione: 0.005 secondi).
Titolo Data di pubblicazione Autore(i) File
A Network of Bayesian Agents for Reward Prediction and Noise Tolerance 1-gen-2025 Gandolfi, Daniela; Tincani, Mirco; Boiani, Giulia Maria; Benatti, Lorenzo; Zanotti, Tommaso; Pezzulo, Giovanni; Pagnoni, Giuseppe; Puglisi, Francesco Maria; Mapelli, Jonathan
Advanced Data Encryption ​using 2D Materials 1-gen-2021 Wen, Chao; Li, Xuehua; Zanotti, Tommaso; Puglisi, Francesco Maria; Shi, Yuanyuan; Saiz, Fernan; Antidormi, Aleandro; Roche, Stephan; Zheng, Wenwen; Liang, Xianhu; Hu, Jiaxin; Duhm, Steffen; Roldan, Juan B.; Wu, Tianru; Chen, Victoria; Pop, Eric; Garrido, Blas; Zhu, Kaichen; Hui, Fei; Lanza, Mario
Analytical Model for Parasitic Resistances of Crossbar Arrays Suitable for Open-loop Programming Schemes Reliability Analysis 1-gen-2024 Rizzi, T.; Zanotti, T.; Lepri, N.; Pérez, E.; Puglisi, F. M.; Ielmini, D.; Zambelli, C.
Biologically Plausible Information Propagation in a CMOS Integrate-and-Fire Artificial Neuron Circuit with Memristive Synapses 1-gen-2023 Benatti, Lorenzo; Zanotti, Tommaso; Gandolfi, Daniela; Mapelli, Jonathan; Puglisi, Francesco Maria
Circuit Reliability Analysis of In-Memory Inference in Binarized Neural Networks 1-gen-2020 Zanotti, Tommaso; Puglisi, Francesco Maria; Pavan, Paolo
Circuit Reliability Analysis of RRAM-based Logic-in-Memory Crossbar Architectures Including Line Parasitic Effects, Variability, and Random Telegraph Noise 1-gen-2020 Zanotti, T.; Puglisi, F. M.; Pavan, P.
Circuit reliability of low-power rram-based logic-in-memory architectures 1-gen-2019 Zanotti, T.; Puglisi, F. M.; Pavan, P.
Circuiti innovativi ad alta efficienza energetica per l'elaborazione sicura in memoria basati su dispositivi di memoria resistivi 24-mar-2022 Zanotti, Tommaso
CMOS leaky integrate-and-fire neuron circuit with memristorbased synapses reveals biologically plausible information transmission 1-gen-2023 Benatti, L; Zanotti, T; Gandolfi, D; Mapelli, J; Puglisi, F. M.
Comprehensive physics-based RRAM compact model including the effect of variability and multi-level random telegraph noise 1-gen-2022 Zanotti, T; Pavan, P; Puglisi, Fm
Design for Reliability of Multi-Bit Operations in RRAM-Based SIMPLY Logic-in-Memory Circuits 1-gen-2025 Zanotti, T.; Borellini, E.; Vatalaro, M.; Maccaronio, V.; Pavan, P.; De Rose, R.; Puglisi, F. M.
Design of a Temperature-Aware Voltage Generator for 2-Bit Read Operation in STT-MRAM Based SIMPLY Architecture 1-gen-2025 Vatalaro, M.; Maccaronio, V.; Zanotti, T.; Borellini, E.; Crupi, F.; Puglisi, F. M.; De Rose, R.
Design Strategies for Optimized Bulk-Linearized MOS Pseudo-Resistor 1-gen-2025 Benatti, L.; Zanotti, T.; Puglisi, F. M.
Embedded true random number generators enabled by hexagonal boron nitride memristors 1-gen-2024 Pazos, S.; Zanotti, T.; Zheng, W.; Shen, Y.; Zhu, K.; Yuan, Y.; Puglisi, F. M.; Roldan, J. B.; Lanza, M.
Energy-efficient non-von neumann computing architecture supporting multiple computing paradigms for logic and binarized neural networks 1-gen-2021 Zanotti, T.; Puglisi, F. M.; Pavan, P.
Guidelines for the Design of Random Telegraph Noise-Based True Random Number Generators 1-gen-2024 Zanotti, T.; Ranjan, A.; O'Shea, S. J.; Raghavan, N.; Thamankar, R.; Pey, K. L.; Puglisi, F. M.
Hardware implementation of a true random number generator integrating a hexagonal boron nitride memristor with a commercial microcontroller 1-gen-2022 Pazos, S.; Zheng, W.; Zanotti, T.; Aguirre, F.; Becker, T.; Shen, Y.; Zhu, K.; Yuan, Y.; Wirth, G.; Puglisi, F. M.; Roldan, J. B.; Palumbo, F.; Lanza, M.
Information Transfer in Neuronal Circuits: From Biological Neurons to Neuromorphic Electronics 1-gen-2024 Gandolfi, Daniela; Benatti, Lorenzo; Zanotti, Tommaso; M Boiani, Giulia; Bigiani, Albertino; Puglisi, Francesco Maria; Mapelli, Jonathan
Low-Bit Precision Neural Network Architecture with High Immunity to Variability and Random Telegraph Noise based on Resistive Memories 1-gen-2021 Zanotti, Tommaso; Puglisi, Francesco Maria; Pavan, Paolo
METODO DI LETTURA PER CIRCUITI DEL TIPO LOGIC-IN-MEMORY E RELATIVA ARCHITETTURA CIRCUITALE 12-ago-2019 Puglisi, Francesco Maria; Pavan, Paolo; Zanotti, Tommaso